Design and Evaluation of the Combined Input and Crossbar Queued ( CICQ ) Switch
نویسندگان
چکیده
Acknowledgements I would like to express my gratitude to my advisor Dr. Kenneth J. Christensen for providing me tremendous opportunities and support. He has opened the door for me to pursue an academic career, and has mentored me to a great extent. I would not have been able to come this far, had I not had his valuable advice throughout my Ph.D. studies. I would like to thank my committee: of South Florida for financial support. And last, but not least, I would like to acknowledge my parents. I dedicate this to you since it would not have been possible without your unconditional support. List of Tables Table 4.1 – Calculated and simulated minimum BURST values for l 1 = 0.98 69 Table 4.2 – Calculated and simulated minimum BURST values for l 1 = 0.99 69 Table 6.1 – Evaluation of delay (nanoseconds) 107 Table 6.2 – Evaluation of space (FPGA BELs) 107 vi List of Figures Figure 1.1 – Packet switches in the Internet 2 Figure 1.2 – Internet traffic vs. switch speed 4 Figure 2.
منابع مشابه
The RR/RR CICQ switch: hardware design for 10-Gbps link speed
The combined input and crossbar queued (CICQ) switch is an input buffered switch suitable for very high-speed networks. The implementation feasibility of the CICQ switch architecture for 24 ports and 10-Gbps link speed is shown in this paper with an FPGA-based design (estimated cost of $30,000 in mid-2002). The bottleneck of a CICQ switch with RR scheduling is the RR poller. We develop a priori...
متن کاملCharacterization of the Burst Stabilization Protocol for the RR/RR CICQ Switch
Input buffered switches with Virtual Output Queueing (VOQ) can be unstable when presented with unbalanced loads. Existing scheduling algorithms, including iSLIP for Input Queued (IQ) switches and Round Robin (RR) for Combined Input and Crossbar Queued (CICQ) switches, exhibit instability for some schedulable loads. We investigate the use of a queue length threshold and bursting mechanism to ach...
متن کاملPerformance evaluation of new scheduling methods for the RR/RR CICQ switch
Increasing link speeds and port counts in packet switches demand that methods for minimizing internal speed-up and implementing fast scheduling be developed. Combined input and cross point queued (CICQ) switches with round-robin (RR) polling of virtual output queues (VOQ) and of cross point buffers can natively forward variable-length packets without a required internal segmentation into cells....
متن کامل1 Architectures of Internet Switches and Routers
Over the years, different architectures have been investigated for the design and implementation of high-performance switches. Particular architectures were determined by a number of factors based on performance, flexibility and available technology. Design differences were mainly a variation in the queuing functions and the switch core. The crossbar-based architecture is perhaps the dominant a...
متن کاملFast and Noniterative Scheduling in Input-Queued Switches
Most high-end switches use an input-queued or a combined inputand output-queued architecture. The switch fabrics of these architectures commonly use an iterative scheduling system such as iSLIP. Iterative schedulers are not very scalable and can be slow. We propose a new scheduling algorithm that finds a maximum matching of a modified I/O mapping graph in a single iteration (hence noniterative)...
متن کامل